	Application No.	Applicant(s)	
Notice of Allowability	09/912,596	KOYAMA, JUN	
	Examiner	Art Unit	
	Kevin M. Nguyen	2674	
The MAILING DATE of this communication appearable claims being allowable, PROSECUTION ON THE MERITS IS (herewith (or previously mailed), a Notice of Allowance (PTOL-85) on NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGORY of the Office or upon petition by the applicant. See 37 CFR 1.313	OR REMAINS) CLOSED in this apported in this apported in the sammunication This application is subject to the s	olication. If not includ will be mailed in due	ed course. THIS
1. This communication is responsive to 10/12/04.			
2. The allowed claim(s) is/are <u>3-7,20,22,23,25,26,28,29,31,32</u>	,34,35,37,38 and 44-63 renumbered	d as claims 1-38.	
3. The drawings filed on are accepted by the Examiner			
 4. Acknowledgment is made of a claim for foreign priority und a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 	been received.		
2. Certified copies of the priority documents have			
Copies of the certified copies of the priority doc	uments have been received in this	national stage applica	ation from the
International Bureau (PCT Rule 17.2(a)).			
* Certified copies not received:			
Applicant has THREE MONTHS FROM THE "MAILING DATE" of noted below. Failure to timely comply will result in ABANDONMI THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	ENT of this application.		
5. A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give	s reason(s) why the oath or declara		NOTICE OF
6. CORRECTED DRAWINGS (as "replacement sheets") must		0.40\ //	
(a) including changes required by the Notice of Draftsperso	on's Patent Drawing Review (PTO-	948) attached	
1) hereto or 2) to Paper No./Mail Date			
(b) ☐ including changes required by the ettached Examiner and Paper No. Mail Date 10/23/2003.	-Amendment / Comment or in the C	Office action of	
Identifying indicia such as the application number (see 37 CFR 1.6 each sheet. Replacement sheet(s) should be labeled as such in the	84(c)) should be written on the drawing the header according to 37 CFR 1.121(ngs in the front (not th d).	e back) of
 DEPOSIT OF and/or INFORMATION about the depos attached Examiner's comment regarding REQUIREMENT F 			Note the
Attachment(s)			
1. Notice of References Cited (PTO-892)	5. Notice of Informal P	· ·	O-152)
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview Summary Paper No./Mail Da		
3. Information Disclosure Statements (PTO-1449 or PTO/SB/08		ment/Comment	
4. Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's Stateme	ent of Reasons for All	owance
of Biological Material	9.	. / /	
		Vi Wh	
	/ PA	XIAO WU MANY EXAMINER	

Art Unit: 2674

Request for Continued Examination

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/12/2004 has been entered. An action on the RCE follows:

REASONS FOR ALLOWANCES

- 2. Claims <u>3</u>, 5, 6, 22, 25, 28, 31, 34, 37, 44, <u>4</u>, 7, 20, 23, 26, 29, 32, 35, 38, 45, <u>46</u>, 48, 49, 52, 54, 56, 58, 60, 62, <u>47</u>, 50, 51, 53, 55, 57, 59, 61, 63 are allowed.
- 3. The following is an examiner's statement of reasons for allowance:

Okumura et al teaches an EL display device including a source signal line (411), n writing and reading gate signal lines (412), n wring transistors (426), n reading transistors (427), n x m memory circuits (PM1, PM2), n writing memory circuit selection portions (421), n reading memory selection portions (422) (see figures 21 and 25, column 24, lines 26-45, column 26, lines 32-48 and column 29, lines 4-11).

Accordingly, the cited prior arts do not teach or fairly suggest <u>an independent</u> <u>claim 3</u>, an electroluminescence display (EL) device including

a source signal line, n (n is a natural number, $n \ge 2$) writing gate signal lines, n reading gate signal lines, n writing transistors, n reading transistors, n x m memory circuits for storing n-bit digital signals for m frames (m is a natural number, $m \ge 1$), n

Art Unit: 2674

writing memory circuit selection portions, n reading memory circuit selection portions, a current supply line, an EL driving transistor, and an EL element, wherein:

gate electrodes of said n reading transistors are electrically connected to different ones of said n reading gate signal lines, one of a source region and a drain region of each of said n reading transistors is electrically connected to different signal output portions of said n reading memory circuit selection portions, the other of the source region and the drain region of each of said n reading transistors is electrically connected to a gate electrode of said EL driving transistor, one of a source region and a drain region of said EL driving transistor is electrically connected to said current supply line, and the other of the source region and the drain region of said EL driving transistor is electrically connected to one electrode of said EL element.

An independent claim 4, an electroluminescence display (EL) device in cluding

n (n is a natural number, $n \ge 2$) source signal lines, a writing gate signal line, n reading gate signal lines, n writing transistors, n reading transistors, $n \times m$ memory circuits for storing n-bit digital signals for m frames (m is a natural number, $m \ge 1$), n writing memory circuit selection portions, n reading memory circuit selection portions, a current supply line, an EL driving transistor, and an EL element, wherein:

gate electrodes of said n reading transistors are electrically connected to any different one of said n reading gate signal lines, one of a source region and a drain region is electrically connected to different signal output portions of said n reading memory circuit selection portions, the other of the source region and the drain region of each of said n reading transistors is electrically connected to a gate electrode of the EL

Art Unit: 2674

driving transistor, one of source region and a drain region of said EL driving transistor is electrically connected to said current supply line, and the other of the source region and the drain region of said EL driving transistor is electrically connected to one electrode of said EL element.

An independent claim 46, an electroluminescence display (EL) device including

a source signal line, n (n is a natural number, $n \ge 2$) writing transistors, n reading transistors, n x m memory circuits for storing n-bit digital signals for m frames (m is a natural number, $m \ge 1$), n writing memory circuit selection portions, n reading memory circuit selection portions, a current supply line, an EL driving transistor, and an EL element, wherein:

one of a source region and a drain region of each of said n reading transistors is electrically connected to different signal output portions of said n reading memory circuit selection portions, the other of the source region and the drain region of each of said n reading transistors is electrically connected to a gate electrode of said EL driving transistor, one of a source region and a drain region of said EL driving transistor is electrically connected to said current supply line, and the other of the source region and the drain region of said EL driving transistor is electrically connected to one electrode of said EL element.

An independent claim 47, an electroluminescence display (EL) device including

n (n is a natural number, $n \ge 2$) source signal lines, n writing transistors, n reading transistors, n x m memory circuits for storing n-bit digital signals for m frames (m is a natural number, $m \ge 1$), n writing memory circuit selection portions, n reading memory

Art Unit: 2674

circuit selection portions, a current supply line, an EL driving transistor, and an EL element, wherein:

one of a source region and a drain region is electrically connected to different signal output portions of said n reading memory circuit selection portions, the other of the source region and the drain region of each of said n reading transistors is electrically connected to a gate electrode of the EL driving transistor, one of source region and a drain region of said EL driving transistor is electrically connected to said current supply line, and the other of the source region and the drain region of said EL driving transistor is electrically connected to one electrode of said EL element.

These distinct features have been added to the independent claims and render the above limitations are allowable.

Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Kevin M. Nguyen** whose telephone number is **703-305-6209**. The examiner can normally be reached on MON-THU from 9:00-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Richard A Hjerpe** can be reached on **703-305-4709**.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks Washington, D.C. 20231

or faxed to:

Art Unit: 2674

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered response should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Kevin M. Nguyen Patent Examiner Art Unit 2674

KN November 23, 2004

> XIAO WU PRIMARY EXAMINER